# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

05-335173

(43)Date of publication of application: 17.12.1993

(51)IntCI.

H01G 4/12 H01G 4/12 H01G 4/12

(21)Application number: 04-164181

28.05.1992

(71)Applicant: MURATA MFG CO LTD

(72)Inventor: TAKESHIMA YUTAKA

YONEDA YASUNOBU


SAKABE YUKIO

# (54) LAMINATED CERAMIC ELECTRONIC COMPONENT AND MANUFACTURE THEREOF


(57)Abstract:

(22)Date of filing:

PURPOSE: To realize a laminated ceramic electronic component lessened in thickness and enhanced in performance. CONSTITUTION: A ceramic-metal laminate 4 composed of conductor electrodes 2a and 2b formed through a CVD method, an evaporation method, or a sputtering method and ceramic layers 3 laminated through a CVD method is provided onto an Al2O3 substrate 1. Thereafter, the Al2O3 substrate 1 is selectively removed through a dry etching method or the like to leave only the ceramic-metal laminate 4. In succession, outer electrodes 5a and 5b are formed on both the ends of the laminate 4 through dipping, and thus a small laminated ceramic capacitor 6 is obtained.







## LEGAL STATUS

[Date of request for examination]

26.05.1999 27.02.2001

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

# (19)日本国特許庁 (JP)

# (12) 公開特許公報(A)

# (11)特許出願公開番号

# 特開平5-335173

(43)公開日 平成5年(1993)12月17日

(51)Int.C1.5							
H	0	i	G	4/12			

識別配号 庁内整理番号

FΙ

技術表示箇所

3 4 6 352

364

審査請求 未請求 請求項の数3(全 5 頁)


	<del></del>		
(21)出願番号	特願平4-164181	(71)出願人 000006231	
		株式会社村田製作所	
(22)出顧日	平成4年(1992)5月28日	京都府長岡京市天神二丁目26番10号	
		(72)発明者 竹島 裕	
		京都府長岡京市天神二丁目26番10号 株式	£
		会社村田製作所内	_
		(72)発明者 米田 康信	
		京都府長岡京市天神二丁目26番10号 株式	£
		会社村田製作所内	
		(72)発明者 坂部 行雄	
		京都府長岡京市天神二丁目26番10号 株式	t
	•	会社村田製作所内	-
		(74)代理人 弁理士 中野 雅房	


# (54)【発明の名称】 積層セラミック電子部品及びその製造方法


### (57)【要約】


【目的】 積層セラミック電子部品の高性能を実現しな がら薄層化する。

【構成】 Al,O,基板lの上に、CVD法、蒸着法も しくはスパッタ法による複数層の導電体電極2a, 2b とCVD法による複数層のセラミック層3とからなるセ ラミック-金属積層体4を形成する。この後、Al,O, 基板 1 をドライエッチング等によって選択的に除去し、 セラミック-金属積層体4だけを残す。ついで、ディッ ピング等によって積層体4の両端に外部電極5a.5b を形成し、小型の積層セラミックコンデンサ6を得る。









1

#### 【特許請求の範囲】

【請求項1】 複数層の導電体電極と、CVD法によって形成された複数層のセラミック層とを交互に積層した ことを特徴とする積層セラミック電子部品。

【請求項2】 前記導電体電極をCVD法、蒸着法もしくはスパッタ法のうちの少なくとも1種の方法を用いて 形成した請求項1に記載の積層セラミック電子部品。

【請求項3】 基板の上に導電体電極とCVD法による セラミック層とを交互に複数層積層した後、前記基板を 除去することを特徴とする積層セラミック電子部品の製 10 造方法。

### 【発明の詳細な説明】

[0001]

【産業上の利用分野】本発明は積層セラミック電子部品及びその製造方法に関する。具体的にいうと、ビデオテープレコーダ等の電子部品に広く用いられている積層セラミックコンデンサ、積層バリスタ、積層圧電素子、多層セラミック基板等の積層セラミック電子部品とその製造方法に関するものである。

#### [0002]

【従来の技術】従来の積層セラミックコンデンサの製造方法を説明する(図示せず)。まず、素子寸法よりも大きな所定の大きさにカットされたセラミック生シート上に銀系ペースト等の電極ペースト(内部電極)を印刷し、乾燥させた後、この電極ペーストが印刷されたセラミック生シートを複数枚重ねて圧着させる。ついで、これを1素子の大きさにカットして焼成する。焼成後、内部電極と導通させるようにして素子の表面に電極ペーストを塗布し、これを焼き付けて素子の両端に外部電極を形成し、チップ状の積層セラミックコンデンサを製作し30でいる。

# [0003]

【発明が解決しようとする課題】近年、電子部品の分野においては、電子回路の高密度化・高集積化に伴って、積層セラミックコンデンサ等の電子部品の一層の微小化および高性能化が望まれている。したがって、積層セラミックコンデンサにおいて、容量を小さくするととなく微小化するためには、セラミック層(誘電体層)の厚みをできるだけ薄くすることが望まれる。

【0004】しかしながら、従来のような積層セラミックコンデンサにおいてセラミック層の厚みを薄くしようとすると、種々の問題があった。まず、セラミック層を薄くするためには、セラミック原料粉末粒径を小さくする必要があるが、セラミック層を薄くすると、内部電極の厚みも薄くする必要があるため、焼成工程において内部電極に電極切れが生じ易い。さらに、セラミック層を薄くすると、焼成時における内部電極の異常成長によりショートが発生したり、セラミック層に発生した孔によって耐圧が低下する等の問題が生じる。このため、

従来の積層セラミックコンデンサにあっては、セラミック層の厚みを数μmより薄くすることは不可能で、積層セラミックコンデンサの微小化及び大容量化には限界があった。

【0005】本発明は叙上の従来例の欠点に鑑みてなされたものであり、その目的とするところは、積層セラミック電子部品の高性能を実現しながらセラミック層を薄層化することにある。

[0006]

【課題を解決するための手段】本発明による積層セラミック電子部品は、複数層の導電体電極と、CVD法によって形成された複数層のセラミック層とを交互に積層したことを特徴としている。

【0007】さらに、上記導電体電極はCVD法、蒸着法もしくはスパッタ法のうちの少なくとも1種の方法を用いて形成することができる。

【0008】また、本発明による積層セラミック電子部 品の製造方法は、基板の上に導電体電極とCVD法によ るセラミック層とを交互に複数層積層した後、前記基板 20 を除去することを特徴としている。

[0009]

【作用】本発明の積層セラミック電子部品にあっては、セラミック層がCVD法によって形成され、さらに、導電体電極がCVD法、蒸着法、スパッタ法等によって形成されているので、セラミック層及び導電体電極のいずれも緻密な膜が形成され、しかも、焼成等の加熱工程を経ないので、導電体電極の電極切れ、ショート等の欠陥が生じにくく、電子部品としての高性能化が可能となる。

【0010】さらに、セラミック層がCVD法によって 形成され、導電体電極がCVD法、蒸着法、スパッタ法 等によって形成されているので、セラミック層や導電体 電極の1μm以下の薄層化が可能となり、超小型の積層 セラミック電子部品が得られる。

【0011】また、本発明の積層セラミック電子部品の 製造方法にあっては、基板の上にセラミック層及び導電 体電極を形成しているので、基板を支持体として極薄の セラミック層及び導電体電極を成長させ、交互に積層さ せることができる。しかも、最終的には基板を除去して いるので、基板によって積層セラミック電子部品が大き くなることがなく、上記のような超小型の積層セラミッ ク電子部品を製作することができる。

[0012]

【実施例】図1(a)(b)(c)(d)は、本発明の一実施例による積層セラミックコンデンサの製造方法を示している。図1(a)に示すものは表面が平滑な基板1であって、エッチング等によって選択的に除去可能な材質であればよく、絶縁基板に限定されない。例えば、アルミナ基板等を用いることができる。この基板1の上50に、図1(b)に示すように、セラミック層3が形成

され、その上に1層目の導電体電極2aが形成され、そ の上にセラミック層3が形成され、さらに2層目の導電 体電極2 b が形成され、さらにセラミック層3が形成さ れ、その上に3層目の導電体電極2aが形成される。こ のような工程を繰り返すことにより、基板1の表面には 導電体電極2a,2bとセラミック層3とが交互に複数 層ずつ積層され、複数層の導電体電極2a,2bと複数 層のセラミック層3とからなるセラミック-金属積層体 4が形成される。ことで、各セラミック層3はCVD法 によって形成され、各導電体電極2a, 2bはCVD 法、蒸着法もしくはスパッタ法のうちいずれかの方法を 用いて形成されており、各セラミック層3及び各導電体 電極2a,2bの厚みは1μm以下としてある。また、 内部電極となる導電体電極2 a. 2 b はマスクを用いて パターン化されており、奇数層目の導電体電極2aと偶 数層目の導電体電極2bとは、交互に反対側の端部へ引 き出されている。この後、基板1をエッチング等によっ て選択的に除去すると、図1(c)に示すようなセラミ ックー金属積層体4だけが残る。ついで、ディッピング やスパッタ等によって両端に外部電極5a, 5bを形成 20 すると、奇数層目の導電体電極2 a が一方の外部電極5 aと導通し、偶数層目の導電体電極2bが他方の外部電 極5bと導通し、図1(d)に示すような超小型の積層 セラミックコンデンサ6が製作される。

[0013] なお、図1では1素子のみの製造工程について説明しているが、複数素子を同時に製作するととにより効率的に積層セラミックコンデンサを製造することができる。

【0014】つぎに、本発明をより明確に説明するため、以下に具体的実施例を掲げて説明する。

#### 実施例1

【0015】 積層セラミックコンデンサ6を製作するための基板1として縦横各50mm、厚さ0.2mmのA1,O,基板1を熱CVD装置7のサセプタ9上にセットした。

【0016】ついで、サセブタ9を600℃に加熱した 状態で、TIP、Pb(C, H,),及びLa(DPM), の各ペッセル12、13、14の各パルブ16、17、 18を開き、気化したTIP、Pb( $C_2$ H、)。及びLa (DPM)。の各原料ガスをArキャリアガスに乗せてチャンバー8へ送り、この原料ガスを $O_2$ ガスと共にAl、 $O_3$ 基板 1 に吹き付けて反応させ、厚さ約1  $\mu$  mのPLT薄膜 2 1(セラミック層 3)を形成した(以下、PLT薄膜形成工程という)。

【0017】次に、PLT薄膜21の上にメタルマスクをセットし、基板1を600℃に加熱した状態で(PtCl,),(CO),のベッセル15のバルブ19を開 10 き、(PtCl,),(CO),の原料ガスをArキャリアガスと共にメタルマスクの窓を通してAl,O,基板1に吹き付け、図3(a)(b)に示すようにメタルマスクの窓と同一パターンに厚さ約0.5μmのPt膜20a(導電体電極2a)を形成した(以下、Pt膜形成第1工程という)。図3(b)は図3(a)のX部拡大図であって、斜線を施した領域は1素子分に相当する領域を示し、図3(b)に記入されている数字は各部の寸法(単位mm)を示している。

【0018】ついで、再びPLT薄膜形成工程によりPLT薄膜21を約 $1\mu$ m生成させた。

【0019】次に、最上層のPLT薄膜21の上に別なメタルマスクをセットし、基板1を600℃に加熱した状態で(PtC1,)、(CO),のチャンバー15のバルブ19を開き、(PtC1,)、(CO),の原料ガスをArキャリアガスと共にメタルマスクの窓を通してA1,0,基板1に吹き付け、図4(a)(b)に示すようにメタルマスクの窓と同一パターンに厚さ約0.5μmのPt膜20b(導電体電極2b)を形成した(以下、Pt膜形成第2工程という)。図4(b)は図4(a)のY部拡大図であって、斜線を施した領域は1素子分に相当する領域を示し、図3(b)に記入されている数字は寸法(単位mm)を示している。

【0020】Cのように、PLT薄膜形成-Pt膜形成第1-PLT薄膜形成-Pt膜形成第2の各工程を150回繰り返し、最後にPLT薄膜形成工程を行なってAl,O,基板1の上にセラミックー金属積層体4を得た。【0021】Cの後、腐食性ガスのイオンビームによるドライエッチングでAl,O,基板1を除去した後、図3(b)及び図4(b)の破線Cに沿ってダイシングソーとよりセラミックー金属積層体4を素子毎にカットした。1素子ずつにカットしたセラミックー金属積層体4の両端にディッピングによりAgペーストを付け、600℃で焼き付けて外部電極5a.5bを形成した。

【0022】 こうして長さ約 $1\,\mathrm{mm}$ 、幅約 $0.5\,\mathrm{mm}$ 、厚さ約 $0.45\,\mathrm{mm}$ の積層セラミックコンデンサ6を得た。 この積層セラミックコンデンサ6の容量を測定したとこ $31.1\,\mu\mathrm{F}$ の値であった。

【0023】実施例2

Pt層20a,20b(導電体電極2a,2b)の形成 50 方法として蒸着法を用い、それ以外については実施例1

と同様にして長さ約1mm、幅約0.5mm、厚さ約0. 45mmの積層セラミックコンデンサ6を製作した。と の積層セラミックコンデンサ6の容量を測定したところ 1.0 μ Γ の値が得られた。

#### 【0024】実施例3

Pt層20a, 20b (導電体電極2a, 2b) の形成 方法としてスパッタ法を用い、実施例1と同様にして長 さ約1mm、幅約0.5mm、厚さ約0.45mmの積層 セラミックコンデンサ6を得た。この積層セラミックコ ンデンサ6の容量を測定したところ1.1µFの値が得 られた。

#### [0025]

【発明の効果】本発明によれば、セラミック層及び導電 体電極のいずれも緻密な膜が得られ、しかも高温に曝さ れないので、セラミック層や導電体電極を1μπ以下に 薄層化してもセラミック層や導電体電極に欠陥が生じに くく、高性能で超小型の積層セラミック電子部品を得ら れる。

【0026】また、本発明にあっては、基板を支持体と して極薄のセラミック層及び導電体電極を成長させ、交 20 5a, 5b 外部電極 互に積層させることができるので、安定かつ均一に積層\*

\*セラミック電子部品を製作でき、しかも、最終的には基 板を除去することによって超小型もしくは超薄型の積層 セラミック電子部品を製作することができる。

### 【図面の簡単な説明】

【図1】(a)(b)(c)(d)は本発明の一実施例 による積層セラミックコンデンサの製造方法を示す断面 図である。

【図2】本発明の具体的実施例において用いたCVD装 置を示す概略構成図である。

10 【図3】(a)は基板の上に形成されたPt膜(導電体 電極)を示す平面図、(b)は(a)のX部拡大図であ

【図4】(a)は基板の上に形成された別なPt膜(導 電体電極)を示す平面図、(b)は(a)のY部拡大図 である。

#### 【符号の説明】


1 基板


2 a, 2 b 導電体電極

3 セラミック層


7 熱CVD装置

【図1】











【図2】




【図3】



(b)

【図4】



(b)

1.8 20b 1.0 1.0 C 1.0 C 1.0 C

# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

05-335173

(43) Date of publication of application: 17.12.1993

(51)Int.CI.

H01G 4/12

H01G 4/12

H01G 4/12

(21)Application number: 04-164181

(71)Applicant: MURATA MFG CO LTD

(22)Date of filing:

28.05.1992

(72)Inventor: TAKESHIMA YUTAKA

YONEDA YASUNOBU

SAKABE YUKIO

(54) LAMINATED CERAMIC ELECTRONIC COMPONENT AND MANUFACTURE THEREOF


(57)Abstract:


PURPOSE: To realize a laminated ceramic electronic

component lessened in thickness and enhanced in performance.

CONSTITUTION: A ceramic-metal laminate 4 composed of conductor electrodes 2a and 2b formed through a CVD method, an evaporation method, or a sputtering method and ceramic layers 3 laminated through a CVD method is provided onto an Al2O3 substrate 1. Thereafter, the Al2O3 substrate 1 is selectively removed through a dry etching method or the like to leave only the ceramic-metal laminate 4. In succession, outer electrodes 5a and 5b are formed on both the ends of the laminate 4 through dipping, and thus a small laminated ceramic capacitor 6 is obtained.







## **LEGAL STATUS**

[Date of request for examination]

26.05.1999

[Date of sending the examiner's decision of

27.02.2001

rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

\* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **CLAIMS**

[Claim(s)]

[Claim 1] Laminating ceramic electronic parts characterized by carrying out the laminating of the conductor electrode of two or more layers, and the two or more layers ceramic layer formed by the CVD method by turns.

[Claim 2] Laminating ceramic electronic parts according to claim 1 which formed said conductor electrode using a CVD method, vacuum deposition, or at least one sort of approaches of the spatters.

[Claim 3] The manufacture approach of the laminating ceramic electronic parts characterized by removing said substrate after carrying out two or more layer laminating of a conductor electrode and the ceramic layer by the CVD method by turns on a substrate.

[Translation done.]

\* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **DETAILED DESCRIPTION**

[Detailed Description of the Invention] [0001]

[Industrial Application] This invention relates to laminating ceramic electronic parts and its manufacture approach. Speaking concretely, being related with laminating ceramic electronic parts and its manufacture approaches, such as a stacked type ceramic condenser widely used for electronic parts, such as a video tape recorder, a laminating varistor, a laminating piezoelectric device, and a multilayered ceramic substrate. [0002]

[Description of the Prior Art] The manufacture approach of the conventional stacked type ceramic condenser is explained (not shown). First, after printing electrode paste (internal electrode), such as a silver system paste, and making it dry on the ceramic student sheet cut into bigger predetermined magnitude than a component dimension, two or more ceramic student sheets with which this electrode paste was printed are made to stick by pressure in piles. Subsequently, this is cut into the magnitude of one element and calcinated. After baking, as it is made to flow with an internal electrode, electrode paste is applied on the surface of a component, this can be burned, an external electrode is formed in the both ends of a component, and the chip-like stacked type ceramic condenser is manufactured.

[Problem(s) to be Solved by the Invention] In recent years, in the field of electronic parts, much more micrifying and high-performance-izing of a stacked type ceramic condenser etc. of electronic parts are desired with the densification and high integration of an electronic circuitry. Therefore, in a stacked type ceramic condenser, in order to micrify without making capacity small, to make thickness of a ceramic layer (dielectric layer) as thin as possible is desired.

[0004] However, when it was going to make thickness of a ceramic layer thin in a laminating ceramic condenser like before, there were various problems. First, although it is necessary to make small ceramic raw material powder particle size in order to make a ceramic layer thin, there is a limit in micrifying of the particle size of ceramic raw material powder. Moreover, if a ceramic layer is made thin, since the thickness of an internal electrode is also thin and it is necessary to carry out, in a baking process, it is easy to produce an electrode piece in an internal electrode. Furthermore, if a ceramic layer is made thin, short-circuit will occur with abnormality growth of the internal electrode at the time of baking, or the problem of pressure-proofing falling with the hole generated in the ceramic layer will arise. For this reason, if it was in the conventional stacked type ceramic condenser, it was impossible to have made thickness of a ceramic layer thinner than several micrometers, and there was a limitation in micrifying and large-capacity-izing of a stacked type ceramic condenser.

[0005] The place which this invention is made in view of the fault of the above-stated conventional example, and is made into the purpose is to carry out lamination of the ceramic layer, realizing high performance of laminating ceramic electronic parts.

[Means for Solving the Problem] The laminating ceramic electronic parts by this invention are characterized by carrying out the laminating of the conductor electrode of two or more layers, and the two or more layers ceramic layer formed by the CVD method by turns.

[0007] Furthermore, the above-mentioned conductor electrode can be formed using a CVD method, vacuum deposition, or at least one sort of approaches of the spatters.

[0008] Moreover, after the manufacture approach of the laminating ceramic electronic parts by this invention carries out two or more layer laminating of a conductor electrode and the ceramic layer by the CVD method by turns on a substrate, it is characterized by removing said substrate.

,

# [0009]

[Function] If it is in the laminating ceramic electronic parts of this invention, since a ceramic layer is formed by the CVD method and the conductor electrode is further formed of a CVD method, vacuum deposition, a spatter, etc., the film with both a ceramic layer and a precise conductor electrode is formed, moreover, since it does not pass through heating processes, such as baking, it is hard to produce defects, such as an electrode piece of a conductor electrode, and short-circuit, and high performance-ization as electronic parts is attained.

[0010] Furthermore, since a ceramic layer is formed by the CVD method and the conductor electrode is formed of a CVD method, vacuum deposition, a spatter, etc., the lamination 1 micrometer or less of a ceramic layer or a conductor electrode becomes possible, and micro laminating ceramic electronic parts are obtained.

[0011] Moreover, if it is in the manufacture approach of the laminating ceramic electronic parts of this invention, since the ceramic layer and the conductor electrode are formed on a substrate, a ceramic layer ultra-thin as a base material and a conductor electrode can be grown up, and the laminating of the substrate can be carried out by turns. And since the substrate is finally removed, laminating ceramic electronic parts do not become large with a substrate, and the above micro laminating ceramic electronic parts can be manufactured.

# [0012]

[Example] <u>Drawing 1</u> (a), (b), (c), and (d) show the manufacture approach of the stacked type ceramic condenser by one example of this invention. A front face is the smooth substrate 1 and what is shown in drawing 1 (a) is not limited to an insulating substrate by etching etc. that what is necessary is just the removable quality of the material alternatively. For example, an alumina substrate etc. can be used. As shown on this substrate 1 at drawing 1 (b), the ceramic layer 3 is formed, conductor electrode 2a of the 1st layer is formed on it, the ceramic layer 3 is formed on it, conductor electrode 2b of a two-layer eye is formed further, the ceramic layer 3 is formed further, and conductor electrode 2a of the 3rd layer is formed on it. By repeating such a process, the laminating of conductor electrode 2a, 2b, and every two or more layers of the ceramic layers 3 is carried out to the front face of a substrate 1 by turns, and the ceramic-metal layered product 4 which consists of two or more layers conductor electrode 2a, 2b, and the two or more layers ceramic layer 3 is formed. Here, each ceramic layer 3 is formed by the CVD method, each conductor electrode 2a and 2b are formed using one of approaches among a CVD method, vacuum deposition, or a spatter, and thickness of each ceramic layer 3 and each conductor electrode 2a, and 2b is set to 1 micrometer or less. Moreover, conductor electrode 2a used as an internal electrode and 2b are patternized using the mask, and conductor electrode 2a of the oddth layer and conductor electrode 2b of the eventh layer are pulled out by turns to the edge of the opposite side. Then, if etching etc. removes a substrate 1 alternatively, only the ceramic-metal layered product 4 as shown in drawing 1 (c) will remain. Subsequently, if the external electrodes 5a and 5b are formed in both ends by dipping, a spatter, etc., conductor electrode 2a of the oddth layer will flow with one external electrode 5a, conductor electrode 2b of the eventh layer will flow with external electrode 5b of another side, and the micro laminating ceramic condenser 6 as shown in drawing 1 (d) will be manufactured.

[0013] In addition, although <u>drawing 1</u> explains one production process, a laminating ceramic condenser can be efficiently manufactured by manufacturing two or more elements to coincidence.

[0014] Below, a concrete example is hung up and explained in order to explain this invention more clearly. Example 1 drawing 2 is the outline block diagram of heat CVD system 7 used for manufacture of a stacked type ceramic condenser 6. A susceptor for the chamber for CVD in 8 and 9 to set a substrate 1, The feed way of 10O2 gas and 11 the feed way of Ar carrier gas, and 12 The bessel of TIP [titanium isopropoxide], The bessel of Pb (C2H5)4 and 14 13 The bessel of La (DPM) [DPM=C11H19O2]3, 15 is the bessel of 2 (PtCl2) (CO) 3, and each bessels 12, 13, 14, and 15 of TIP, Pb (C2H5)4, La (DPM)3, and (PtCl2) 2(CO) 3 are arranged on the feed way 11 of Ar carrier gas at juxtaposition.

[0015] This 2Oaluminum3 substrate 1 was set on the susceptor 9 of heat CVD system 7, using 50mm each of every direction, and 2Oaluminum3 substrate with a thickness of 0.2mm as a substrate 1 for manufacturing a stacked type ceramic condenser 6.

[0016] Subsequently, where a susceptor 9 is heated at 600 degrees C, each bulbs 16, 17, and 18 of each bessels 12, 13, and 14 of TIP, Pb (C2H5)4, and La (DPM)3 are opened. Each material gas of TIP, Pb (C2H5)4, and La (DPM)3 which were evaporated is put on Ar carrier gas. To a chamber 8 Delivery, This material gas was made to spray and react to 20aluminum3 substrate 1 with O2 gas, and the PLT thin film 21 (ceramic layer 3) with a thickness of about 1 micrometer was formed (henceforth a PLT film formation

process).

[0017] Next, set a metal mask on the PLT thin film 21, and where a substrate 1 is heated at 600 degrees C, the bulb 19 of the bessel 15 of 2(PtCl2) (CO) 3 is opened. (PtCl2) 2 (CO) The material gas of 3 is sprayed on aluminum2O3 substrate 1 through the aperture of a metal mask with Ar carrier gas. As shown in drawing 3 (a) and (b), with a thickness of about 0.5 micrometers Pt film 20a (conductor electrode 2a) was formed in the same pattern as the aperture of a metal mask (henceforth the 1st process of Pt film formation). Drawing 3 (b) is the X section enlarged drawing of drawing 3 (a), the field which gave the slash shows the field equivalent to one element, and the figure written down in drawing 3 (b) shows the dimension (unit mm) of each part.

[0018] Subsequently, the PLT film formation process was made to generate about 1 micrometer of PLT thin films 21 again.

[0019] Next, another metal mask is set on the PLT thin film 21 of the maximum upper layer. Where a substrate 1 is heated at 600 degrees C, the bulb 19 of the chamber 15 of 2(PtCl2) (CO) 3 is opened. (PtCl2) 2 (CO) The material gas of 3 is sprayed on aluminum2O3 substrate 1 through the aperture of a metal mask with Ar carrier gas. As shown in <u>drawing 4</u> (a) and (b), with a thickness of about 0.5 micrometers Pt film 20b (conductor electrode 2b) was formed in the same pattern as the aperture of a metal mask (henceforth the 2nd process of Pt film formation). <u>Drawing 4</u> (b) is the Y section enlarged drawing of <u>drawing 4</u> (a), the field which gave the slash shows the field equivalent to one element, and the figure written down in <u>drawing 3</u> (b) shows the dimension (unit mm).

[0020] the [thus, / PLT thin film formation-Pt film formation] -- each process of the 1-PLT thin film formation-Pt film formation 2nd was repeated 150 times, finally the PLT film formation process was performed, and the ceramic-metal layered product 4 was obtained on 20aluminum3 substrate 1. [0021] Then, after removing 20aluminum3 substrate 1 by the dry etching by the ion beam of corrosive gas, along with the broken line C of drawing 3 (b) and drawing 4 (b), the ceramic-metal layered product 4 was cut for every component with the dicing saw. Ag paste was attached to the both ends of the ceramic-metal layered product 4 which it cut into one element at a time by dipping, it could be burned at 600 degrees C, and the external electrodes 5a and 5b were formed.

[0022] In this way, die length of about 1mm, 0.5mm of \*\*\*\*, and the stacked type ceramic condenser 6 with a thickness of about 0.45mm were obtained. When the capacity of this stacked type ceramic condenser 6 was measured, it was 1.1 micro F in value.

[0023] Using vacuum deposition as the formation approach of the example 2Pt layers 20a and 20b (conductor electrode 2a, 2b), other than this, it was alike, therefore die length of about 1mm, 0.5mm of \*\*\*\*, and the stacked type ceramic condenser 6 with a thickness of about 0.45mm were manufactured like the example 1. When the capacity of this stacked type ceramic condenser 6 was measured, the value of 1.0 micro F was acquired.

[0024] Die length of about 1mm, 0.5mm of \*\*\*\*, and the stacked type ceramic condenser 6 with a thickness of about 0.45mm were obtained like the example 1, using a spatter as the formation approach of the example 3Pt layers 20a and 20b (conductor electrode 2a, 2b). When the capacity of this stacked type ceramic condenser 6 was measured, the value of 1.1 micro F was acquired.

[0025]

[Effect of the Invention] Since according to this invention the precise film is obtained and neither a ceramic layer nor a conductor electrode is moreover put to an elevated temperature, even if it carries out lamination of a ceramic layer or the conductor electrode to 1 micrometer or less, it is hard to produce a defect in a ceramic layer or a conductor electrode, and highly efficient and micro laminating ceramic electronic parts can be obtained.

[0026] Moreover, if it is in this invention, since a ceramic layer ultra-thin as a base material and a conductor electrode can be grown up and the laminating of the substrate can be carried out by turns, laminating ceramic electronic parts can be manufactured to stability and homogeneity, and micro or super-thin laminating ceramic electronic parts can be manufactured by moreover removing a substrate finally.


[Translation done.]


# \* NOTICES \*


JPO and NCIPI are not responsible for any damages caused by the use of this translation.


- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **DRAWINGS**



















[Drawing 3]











[Translation done.]